

**DDR3 SDRAM** 

# **DDR3** Unbuffered DIMM Module

## **2GB** based on **1Gbit** component

TFBGA with Pb-Free



**Revision 1.01 (June.2009)** 



#### DDR3 SDRAM

#### 1.0 Features

- JEDEC standard VDD = VDDQ = 1.5V + -0.075V Power Supply
- 1.5V centered-terminated push-pull I/O
- Programmable CAS latencies (5,6,7,8,9,10), Burst Length (4 & 8) and Burst Type
- Auto Refresh (CRB) and Self Refresh
- Bi-directional Differential Data Strobe
- Off Chip Driver (OCD) impedance adjustment
- On-Die termination using ODT pin
- 8 independent internal bank
- Average Refresh Period 7.8us at lower than a TCASE 85°C, 3.9us at 85°C < TCASE < 95 °C support High Temperature Self-Refresh rate enable feature
- Serial presence detect with EEPROM
- DIMM Dimension (Nominal) 30.00 mm high, 133.35 mm wide
- Based on JEDEC standard reference Raw Cards Lay out.
- RoHS compliant
- Gold plated contacts

#### 2.0 Ordering Information

These products can be ordered as individual 2GB DIMMs or as 4GB kits (2x 2GB).

Part number*	Density	Module Organization	Component composition	Component PKG	Module Rank	Description
W1066UB2Gx	2GB	256Mx64	128Mx8*16	TFBGA	2	2GB 2Rx8 PC3-8500U
W1066UX4Gx	4GB Kit (2x 2GB)	2x 256Mx64	128Mx8*16	TFBGA	2	2GB 2Rx8 PC3-8500U
W1333UB2Gx	2GB	256Mx64	128Mx8*16	TFBGA	2	2GB 2Rx8 PC3-10600U
W1333UX4Gx	4GB Kit (2x 2GB)	2x 256Mx64	128Mx8*16	TFBGA	2	2GB 2Rx8 PC3-10600U

<sup>\*</sup>Last digit of part number indicates DRAM chip brand: E = Elpida; M = Micron; Q = Qimonda; S = Samsung.

#### 3.0 Key Timing Parameters

	DDR3-1333	DD3-1066	Unit
CL-tRCD-tRP	9-9-9	7-7-7	tCK
CAS Latency	9	7	tCK
tCK(min)	1.5	1.875	ns
tRCD(min)	13.5	13.125	ns
tRP(min)	13.5	13.125	ns
tRAS(min)	36	37.5	ns
tRC(min)	49.5	50.625	ns

#### 4.0 Absolute Maximum DC Rating

Symbol	Parameter	Rating	Units
V <sub>in</sub> , Vout	Voltage on any pin relative to V <sub>SS</sub>	-0.4 ~ 1.975	V
$V_{ m DD}$	Voltage on $V_{DD}$ & $V_{DDQ}$ supply relative to $V_{ss}$	-0.4 ~ 1.975	V
$V_{\mathrm{DDQ}}$	Short circuit current	-0.4 ~ 1.975	V
$V_{\mathrm{DDL}}$	Power dissipation	-0.4 ~ 1.975	V



## **DDR3 SDRAM**

T <sub>STG</sub> Storage Temperature	-55 ~ + 100	°C
--------------------------------------	-------------	----

## 5.0 DIMM Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V <sub>REF</sub> DQ	121	Vss	41	Vss	161	DM8/DQS17_P	81	DQ32	201	DQ37
2	Vss	122	DQ4	42	NC	162	DQS17_N	82	DQ33	202	Vss
3	DQ0	123	DQ5	43	NC	163	Vss	83	Vss	203	DM4/DQS13_P
4	DQ1	124	Vss	44	Vss	164	NC	84	DQS4_N	204	DQS13_N
5	Vss	125	DM0/DQS9_P	45	NC	165	NC	85	DQS4_P	205	Vss
6	DQS0_N	126	NC/DQS9_N	46	NC	166	Vss	86	Vss	206	DQ38
7	DQS0_P	127	Vss	47	Vss	167	NC/TEST	87	DQ34	207	DQ39
8	Vss	128	DQ6	48	NC	168	RESET_N	88	DQ35	208	Vss
9	DQ2	129	DQ7			KEY		89	Vss	209	DQ44
10	DQ3	130	Vss	49	NC	169	CKE1	90	DQ40	210	DQ45
11	Vss	131	DQ12	50	CKE0	170	VDD	91	DQ41	211	Vss
12	DQ8	132	DQ13	51	VDD	171	A15	92	Vss	212	DM5/DQS14_P
13	DQ9	133	Vss	52	BA2	172	A14	93	DQS5_N	213	DQS14_N
14	Vss	134	DM1/DQS10_P	53	NC/Err-Out	173	VDD	94	$DQS5\_P$	214	Vss
15	DQS1_N	135	DQS10_N	54	VDD	174	A12	95	Vss	215	DQ46
16	DQS2_P	136	Vss	55	A11	175	A9	96	DQ42	216	DQ47
17	Vss	137	DQ14	56	A7	176	VDD	97	DQ43	217	Vss
18	DQ10	138	DQ15	57	VDD	177	A8	98	Vss	218	DQ52
19	DQ11	139	Vss	58	A5	178	A6	99	DQ48	219	DQ53
20	Vss	140	DQ20	59	A4	179	VDD	100	DQ49	220	Vss
21	DQ16	141	DQ21	60	VDD	180	A3	101	VSS	221	DM6_DQS15_P
22	DQ17	142	Vss	61	A2	181	A1	102	DQS6_N	222	DQS15_N
23	Vss	143	DQS11_P	62	VDD	182	VDD	103	DQS6_P	223	Vss
24	DQS2_N	144	DQS11_N	63	CK1_P/NC	183	VDD	104	Vss	224	DQ54
25	DQS2_P	145	Vss	64	CK1_N/NC	184	CK0_P	105	DQ50	225	DQ55
26	Vss	146	DQ22	65	VDD	185	CK0_N	106	DQ51	226	Vss
27	DQ18	147	DQ23	66	VDD	186	VDD	107	Vss	227	DQ60
28	DQ19	148	Vss	67	$V_{REF}CA$	187	NC/EVENT	108	DQ56	228	DQ61
29	Vss	149	DQ28	68	NC, Par_In	188	A0	109	DQ57	229	Vss
30	DQ24	150	DQ29	69	VDD	189	VDD	110	Vss	230	DM7/DQS16_P
31	DQ25	151	Vss	70	A10/AP	190	BA1	111	DQS7_N	231	DQS16_N
32	Vss	152	DM3/DQS12_P	71	BA0	191	VDD	112	$DQS7\_P$	232	Vss
33	DQ3_N	153	DQS12_N	72	VDD	192	RAS_N	113	Vss	233	DQ62
34	DQ3_P	154	Vss	73	WE	193	S0_N	114	DQ58	234	DQ63
35	Vss	155	DQ30	74	CAS	194	VDD	115	DQ59	235	Vss
36	DQ26	156	DQ31	75	VDD	195	ODT0	116	Vss	236	$V_{DD}SPD$
37	DQ27	157	Vss	76	S1	196	A13	117	SA0	237	SA1
38	Vss	158	NC	77	ODT1	197	VDD	118	SCL	238	SDA
39	NC	159	NC	78	VDD	198	NC	119	SA2	239	Vss
40	NC	160	Vss	79	S2/NC	199	Vss	120	$V_{TT}$	240	$V_{TT}$
				80	Vss	200	DQ36				



## **DDR3 SDRAM**

NC = No Connect, RFU = Reserved for Future Use
1. Par\_in and Err\_out pins are intended for register control functions.

## **6.0 DIMM Pin Description**

Pin Name	Function	Pin Name	Function
A0 ~ A15	Address input (Multiplexed)	ODT0~ODT1	On Die Termination
A10/AP	Address Input/Auto pre-charge	CB0~CB7	ECC Data check bits Input/Output
BA0 ~ BA2	Bank Select	DQ0~DQ63	Data Input/Output
CK0 ~ CK2, CK0~CK2	Clock input	DQS0~DQS8	Data strobes, negative line
CKE0, CKE1	Clock enable input	DM (0~8),	Data Masks/Data strobes (Read)
$\overline{S0}, \overline{S1}$	Chip select input	DQS0~DQS8	Data Strobes
RAS	Row address strobe	RFU	Reserved for future used
CAS	Column address strobe	V <sub>TT</sub>	SDRAM I/O termination power supply
WE	Write Enable	TEST	Memory bus test tool
SCL	SPD Clock Input	$V_{DD}$	Core Power
SDA	SPD Data Input/Output	$V_{DDQ}$	I/O Power
SA0~SA2	SPD Address	V <sub>SS</sub>	Ground
Par_In	Parity bit for address & Control bus	V <sub>REF</sub> DQ	SDRAM Input/Output Reference Supply
Err_Out	Parity error found in the Address and Control bus	V <sub>DD</sub> SPD	Serial EEPROM Power Supply
RESET	Register and PLL control pin	V <sub>REF</sub> CA	Command Address Reference Supply


## 7.0 Address Configuration

Organization	Row Address	Column Address	Bank Address	Auto Pre-charge
128Mx8(1Gb) base	A0-A13	A0-A9	BA0-BA2	A10/AP



#### DDR3 SDRAM

#### **8.0 Functional Block Diagram: 2GB, 256Mx64 Module** (Populated as 2 ranks of x8)





## **DDR3 SDRAM**

#### 9.0 AC & DC Operating Conditions

Recommended operating conditions (Voltage referenced to Vss=0V, TA=0 to 70°C)

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Supply Voltage	1.425	1.5	1.575	V
$V_{\mathrm{DDQ}}$	Supply Voltage for Output	1.425	1.5	1.575	V
$V_{REF}DQ_{(DC)}$	I/O Reference Voltage (DQ)	$0.49*V_{DDQ}$	$0.50*V_{DDQ}$	$0.51*V_{DDQ}$	V
V <sub>REF</sub> CA <sub>(DC)</sub>	I/O Reference Voltage (CMD/Add)	$0.49*V_{DDQ}$	$0.50*V_{DDQ}$	$0.51*V_{DDQ}$	V
V <sub>TT</sub>	Termination Voltage	$0.49*V_{DDQ}$	$0.50*V_{DDQ}$	$0.51*V_{DDQ}$	V

## 10.0 Capacitance (Max.)

Symbol	Parameter/Condition	Min	Max	Unit
CCK	Input capacitance, CK and CK	-	11	pF
CI1	Input capacitance, CKE and $\overline{\text{CS}}$	-	12	pF
CI2	Input capacitance, Addr, RAS, CAS, WE	-	12	pF
CIO	Input capacitance, DQ, DM, DQS, DQS	-	10	pF

# 11.1 AC Timing Parameters & Specifications (AC operating conditions unless otherwise noted)

Parameter	Symbol			DDR3-13	33	Units	Notes
1 at afficter	Symbol	min	max	min	max	Units	Notes
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OFF)	8	-	8	-	ns	6
Average Clock Period	tCK(avg)		See Speed	l Bins Table		ps	
Clock Period	tCK(abs)	tCK(avg) min +tJIT (per)min	tCK(avg) max +tJIT (per)max	tCK(avg) min +tJIT (per)min	tCK(avg) max +tJIT (per)max	ps	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	tCK(avg)	
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	tCK(avg)	
Clock Period Jitter	tJIT(per)	-90	90	-80	80	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-90	90	-80	80	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	180		160		ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	160		140		ps	
Cumulative error across 2 cycles	tERR(2per)	- 132	132	- 118	118	ps	
Cumulative error across 3 cycles	tERR(3per)	- 157	157	- 140	140	ps	
Cumulative error across 4 cycles	tERR(4per)	- 175	175	- 155	155	ps	
Cumulative error across 5 cycles	tERR(5per)	- 188	-188	- 168	168	ps	
Cumulative error across 6 cycles	tERR(6per)	- 200	200	- 177	177	ps	
Cumulative error across 7 cycles	tERR(7per)	- 209	209	- 186	186	ps	
Cumulative error across 8 cycles	tERR(8per)	- 217	217	- 193	193	ps	
Cumulative error across 9 cycles	tERR(9per)	- 224	224	- 200	200	ps	
Cumulative error across 10 cycles	tERR(10per)	- 231	231	- 205	205	ps	



## **DDR3 SDRAM**

11.2 AC Timing Parameters & Specifications (con't)

Parameter	Symbol	DDR3-1066		DDR3-1333		Units	Notes
1 at ameter		min	max	min	max	Cints	Notes
Cumulative error across 11 cycles	tERR(11per)	- 237	237	- 210	210	ps	
Cumulative error across 12 cycles	tERR(12per)	- 242	242	- 215	215	ps	
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)			0.68ln(n))*tJIT(pe 0.68ln(n))*tJIT(pe		ps	24
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	tCK(avg)	25
Absolute clock Low pulse width	tCL(abs)	0.43	-	0.43	-	tCK(avg)	26
Data Timing	•				•		
DQS, /DQS to DQ skew, per group, per access	tDQSQ	-	150	-	125	ps	13
DQ output hold time from DQS, /DQS	tQH	0.38	-	0.38	-	tCK(avg)	13,g
DQ low-impedance time from CK, /CK	tLZ(DQ)	-600	300	-500	250	ps	13,14,f
DQ high-impedance time from CK, /CK	tHZ(DQ)	-	300	-	250	ps	13,14,f
Data setup time to DQS, /DQS referenced to Vih(ac)Vil(ac) levels	tDS(base)	25	-	TBD	-	ps	d,17
Data hold time to DQS, /DQS referenced to Vih(ac)Vil(ac) levels	tDH(base)	100	-	TBD	-	ps	d,17
DQ and DM Input pulse width for each input	tDIPW	490	-	400	-	ps	28
Data Strobe Timing			L		l .		
DQS, /DQS READ Preamble	tRPRE	0.9	Note 19	0.9	Note 19	tCK	13,19,g
DQS, /DQS differential READ Postamble	tRPST	0.3	Note 11	0.3	Note 11	tCK	11,13,g
DQS, /DQS output high time	tQSH	0.38	-	0.4	-	tCK(avg)	
DQS, /DQS output low time	tQSL	0.38	-	0.4	-	tCK(avg)	
DQS, /DQS WRITE Preamble	tWPRE	0.9	-	0.9	-	tCK	
DQS, /DQS WRITE Postamble	tWPST	0.3	-	0.3	-	tCK	
DQS, /DQS rising edge output access time from rising CK, /CK	tDQSCK	-300	300	-255	255	ps	13,f
DQS, /DQS low-impedance time (Referenced from RL-	tLZ(DQS)	-600	300	-500	250	ps	13,14,f
DQS, /DQS high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	300	-	250	-	ps	12,13,14
DQS, DQS differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	tCK	28,30
DQS, DQS differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	tCK	29,30
DQS, DQS rising edge to CK, CK rising edge	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	С
DQS,DQS faling edge setup time to CK, CK rising edge	tDSS	0.2	-	0.2	-	tCK(avg)	C,31
DQS,DQS faling edge hold time to CK, CK rising edge	tDSH	0.2	-	0.2	-	tCK(avg)	C,31
DLL locking time	tDLLK	512	-	512	-	nCK	
internal READ Command to PRECHARGE Command delay	tRTP	max (4tCK,7.5ns)	-	max (4tCK,7.5ns)	-		e
Delay from start of internal write transaction to internal read command	tWTR	max (4tCK,7.5ns)	-	max (4tCK,7.5ns)	-		e,18
WRITE recovery time	tWR	15	-	15	-	ns	e
Mode Register Set command cycle time	tMRD	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max (12tCK,15ns)	-	max (12tCK,15ns)	-		
CAS# to CAS# command delay	tCCD	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)	WR	+ roundup (	tRP / tCK(AVG))	1	nCK	



## **DDR3 SDRAM**

11.3 AC Timing Parameters & Specifications (con't)

Davamatav	Symbol DDR3-1066			DDR3-1333	TT *4	NT 4	
Parameter	Symbol	min max		min	max	Units	Notes
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	nCK	
ACTIVE to PRECHARGE command period	tRAS	37.5	70,000	36	70,000	ns	e
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max (4tCK,7.5ns)	-	max (4tCK,6ns)	_		e
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max	-	max	-		e
Four activate window for 1KB page size	tFAW	(4tCK,10ns) 37.5		(4tCK,7.5ns) 30		ns	e
	tFAW		_		_		
Four activate window for 2KB page size  Command and Address setup time to CK, CK	tlS(base)	50 125	_	45 65	_	ns	b,16
referenced to Vih(ac) / Vil(ac) levels Command and Address hold time from CK, CK	, ,				-	ps	
referenced to Vih(ac) / Vil(ac) levels	tIH(base)	200	-	140	-	ps	b,16
Command and Address setup time to CK, CK referenced to Vih(ac) / Vil(ac) levels	tIS(base) AC150	-	-	65+125	-	ps	b,16,2
Control & Address Input pulse width for each input	tIPW	780	-	620	-	ps	28
Calibration Timing							
Power-up and RESET calibration time	tZQinitI	512	-	512	-	tCK	
Normal operation Full calibration time	tZQoper	25	-	256	-	tCK	
Normal operation short calibration time	tZQCS	64	-	64	-	tCK	23
Reset Timing							
Exit Reset from CKE HIGH to a valid command	tXPR	max(5tCK, tRFC+ 10ns)	-	max(5tCK, tRFC+ 10ns)	-		
Self Refresh Timing							
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5tCK,tRF C+ 10ns)	-	max(5tCK,tRF C+ 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	nCK	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min) + 1tCK	-	tCKE(min) + 1tCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE)	tCKSRE	max(5tCK, 10ns)	-	max(5tCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX)	tCKSRX	max(5tCK,	-	max(5tCK,	-		
Power Down Timing		10ns)		10ns)			
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL	tXP	max (3tCK,7.5ns)	-	max (3tCK,6ns)	-		
frozen to commands not requiring a locked DLL Exit Precharge Power Down with DLL frozen to	tXPDLL	max(10tCK,	_	max(10tCK,	_		2
commands requiring a locked DLL  CKE minimum pulse width	tCKE	24ns) max(3tCK,	_	24ns) max(3tCK,	_		
Command pass disable delay	tCPDED	5.625ns) 1	_	5.625ns)	_	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCK	15
Timing of ACT command to Power Down entry	tACTPDEN	1		1	-	nCK	20
Timing of PRE command to Power Down entry	tPRPDEN	1	_	1	_	nCK	20
			-		-	IICK	20
Timing of RD/RDA command to Power Down entry  Timing of WR command to Power Down entry	tRDPDEN tWRPDEN	RL + 4 +1 WL + 4	-	RL + 4 +1 WL + 4	-	nCK	9
(BL8OTF, BL8MRS, BL4OTF) Timing of WRA command to Power Down entry	tWRAPDEN	+(tWR/tCK) WL + 4	_	+(tWR/tCK) WL + 4		nCK	10
(BL8OTF, BL8MRS, BL4OTF)	WINAFDEN	+WR+1 WL + 2	_	+WR+1 WL + 2	_	IICK	10
Timing of WR command to Power Down entry (BL4MRS)	tWRPDEN	+(tWR/ tCK(avg))	-	+(tWR/ tCK(avg))	-	nCK	9



## **DDR3 SDRAM**


11.4 AC Timing Parameters & Specifications (con't)


Parameter	Symbol	DDR3-1066		DDR3-1333		Units	Notes
		min	max	min	max	Units	Notes
Timing of WRA command to Power Down entry (BL4MRS)	tWRAPDEN	WL +2 +WR +1	-	WL +2 +WR +1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-		20,21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	-		
ODT Timing							
ODT high time without write command or with wirte commandand BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	
Asynchronous RTT tum-on delay (Power-Down with DLL frozen)	tAONPD	1	9	1	9	ns	
Asynchronous RTT tum-off delay (Power-Down with DLL frozen)	tAOFPD	1	9	1	9	ns	
ODT turn-on	tAON	-300	300	-250	250	ps	7,f
RTT_NOM and RTT_WR turn-off time from ODTL off reference	tAOF	0.3	0.7	0.3	0.7	tCK(avg)	8,f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	tCK(avg)	f
Write Leveling Timing							
First DQS pulse rising edge after tDQSS margining mode is programmed	tWLMRD	40	-	40	-	tCK	3
DQS/DQS delay after tDQS margining mode is programmed	tWLDQSEN	25	-	25	-	tCK	3
Setup time for tDQSS latch	tWLS	245	-	195	-	ps	
Hold time of tDQSS latch	tWLH	245	-	195	-	ps	
Write leveling output delay	tWLO	0	9	0	9	ns	
Write leveling output error	tWLOE	0	2	0	2	ns	



## **DDR3 SDRAM**

## 12.0 Physical Dimensions: (128Mbx8 Based, 256Mx64, 2 ranks)





Tolerances : $\pm 0.005(.13)$  unless otherwise specified